Description
The posting seeks a verification UVM expert for an R&D program focused on ASIC and FPGA verification. The role involves creating and maintaining UVM verification environments, testbenches, tests, and coverage for FPGA and ASIC designs, as well as improving automation and developing more cost-effective verification approaches.
