Description
Synopsys is hiring a Principal Digital Verification Engineer focused on memory interface IP, including HBM, DDR, LPDDR, and AMBA. The role involves designing and building SystemVerilog and UVM verification environments, developing test plans and reusable verification IP, driving functional coverage closure, debugging with simulation tools, and mentoring junior engineers. The position is based in Hyderabad, India, and is not eligible for remote work.
