Description
Hewlett Packard Enterprise is hiring an ASIC Verification Engineer for its networking silicon development team in Sunnyvale, California. The hybrid role requires working from an HPE office two days per week and involves owning block-level or subsystem verification, developing UVM environments, performing constraint-driven random testing, debugging complex SoC designs, and collaborating with cross-functional teams. Candidates need at least five years of ASIC/SoC verification experience, strong SystemVerilog and UVM expertise, and proficiency with industry-standard simulation tools. The listed base salary range for California is USD 120,000 to 243,000 annually, with variable incentives possibly offered.
