Synopsys is hiring an experienced ASIC Digital Verification Engineer to design and execute verification environments and testbenches for Interface IP protocols, including DDR, PCIe, CXL, and Ethernet. The role focuses on SystemVerilog and UVM, functional coverage, bug fixing, and mentoring junior engineers, with a specific contribution to the architecture and execution of a DDR controller digital core product.
Every query opens live roles, salary samples, and market demand — tap a search to run it instantly.
Unlock powerful job search, personalized recommendations, and deep career insights from comprehensive, market-leading data and live market signals.
For job seekers
Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.
Match
Compare live roles against your current evidence.
Position
Turn proof projects into role-specific applications.
Improve
Use market feedback to keep the skill plan current.
AI Infrastructure
Synopsys delivers comprehensive silicon-to-systems solutions that help innovators accelerate development, reduce risk, and drive breakthroughs.