Description
The ASIC-PD team is hiring junior and senior engineers to work on physical design from RTL through GDSII, including design quality checks, synthesis, formal checks, partitioning, constraints, async checks, timing analysis, and related flows. The role also involves inventing and optimizing chip-frequency and power-consumption methods, improving C++ algorithms for IR-drop optimization and simulation, and developing software used by design teams. Candidates need a BS, MS, or PhD in Electrical Engineering, Computer Science, or an equivalent field, at least two years of relevant CAD and VLSI hardware design experience, C++ software development ability, and knowledge of VLSI IR-drop concepts.
