This role involves verifying CPU subsystem functionality using SystemVerilog/UVM, developing verification plans, testbenches, test cases, and assertions. The individual will ensure proper execution of regressions and debugging of RTL/design.
Every query opens live roles, salary samples, and market demand — tap a search to run it instantly.
Unlock powerful job search, personalized recommendations, and deep career insights from comprehensive, market-leading data and live market signals.
For job seekers
Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.
Match
Compare live roles against your current evidence.
Position
Turn proof projects into role-specific applications.
Improve
Use market feedback to keep the skill plan current.