Skip to main content

Design Verification Engineer at Apple

Location
Austin, Texas · Sunnyvale, California
Level
senior
Posted

Description

Apple is hiring a Design Verification Engineer to own RNM/SystemVerilog behavioral modeling and verification of analog and RF blocks within a large SoC. The role includes self-checking models, analog and digital specification assertions, and setting up the AMS environment with analog designers. The minimum qualifications are a bachelor's degree and at least 10 years of relevant industry experience, while an MSc and seven years of experience are preferred.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation