Skip to main content

Design Verification Engineer at Apple

Department: Hardware

Location
Beaverton, Oregon
Level
senior
Posted

Description

Apple is hiring a Design Verification Engineer to enable fully functional first silicon for IP designs. The role covers pre-silicon verification, including DV methodology, test planning, SystemVerilog/UVM environments, stimulus and checkers, test writing, debugging, coverage, RTL freeze sign-off, and tape-out readiness. The engineer will develop scalable test benches, track bugs and coverage, debug regressions, and use LLMs to improve verification efficiency and quality.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation