Description
Apple is hiring a System Verilog/UVM Verification Engineer in Cupertino, California and other unanticipated locations throughout the United States. The role designs and implements testbench environments and test cases, develops UVM-based System Verilog checkers, executes regression tests, analyzes failures, traces signals with Verdi, and collaborates with design and microarchitecture teams. It requires a master’s degree or foreign equivalent in Electrical and Computer Engineering or a related field, along with experience in System Verilog, RTL modeling, UVM testbenches, randomized testing, computer architecture, and functional coverage. The role is 40 hours per week and offers a base-pay range of $174,149 to $225,300 per year, plus medical and dental coverage and other benefits.
