Skip to main content

Design Verification Engineer at Apple

Department: Hardware

Compensation

$174,149 – $225,300/yr

Location
Cupertino, California
Type
Full-time
Level
not_specified
Posted

Description

Apple is hiring a System Verilog/UVM Verification Engineer in Cupertino, California and other unanticipated locations throughout the United States. The role designs and implements testbench environments and test cases, develops UVM-based System Verilog checkers, executes regression tests, analyzes failures, traces signals with Verdi, and collaborates with design and microarchitecture teams. It requires a master’s degree or foreign equivalent in Electrical and Computer Engineering or a related field, along with experience in System Verilog, RTL modeling, UVM testbenches, randomized testing, computer architecture, and functional coverage. The role is 40 hours per week and offers a base-pay range of $174,149 to $225,300 per year, plus medical and dental coverage and other benefits.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation