Description
The Design Verification Engineer will define verification methodologies and test plans for advanced hardware functional blocks, develop SystemVerilog and UVM verification environments, create coverage measures, debug designs, integrate third-party IP, and support IP/SOC bringup across simulation, emulation, and prototyping. The role requires a bachelor's degree in electrical engineering or a related field, extensive semiconductor design verification experience, and strong debugging and automation skills.
