Description
The Digital Physical Design Engineer will focus on synthesis, place-and-route, static timing analysis, and ECO implementation to drive timing closure, resolve setup and hold violations, and optimize designs for performance and area. The role requires hands-on experience with industry-standard EDA tools, constraint development, debugging across multiple modes and corners, and collaboration with RTL, DFT, and signoff teams to achieve tapeout readiness.
