Description
Participates in the functional verification of complex ASIC blocks/IP cores for a CPU/GPU development project. Works collaboratively with design and verification engineers to ensure accurate understanding and validation of design elements within the broader block, chip, and system context.
