Description
The Functional Verification Engineer performs functional verification of mixed-signal logic components, ensuring they meet specification requirements. This involves developing IP verification plans, creating test benches, executing verification plans, analyzing power and timing, and debugging issues. The engineer collaborates with various teams to improve verification methodologies and documents test plans.
