Compensation
$80 – $85/hr
The CT Server DDR team is seeking an experienced Signal Integrity and Power Integrity Engineer for a 12+ month engagement. The role is responsible for DDR PHY channel and power delivery network architecture, system-level signal and power integrity, and post-silicon validation, with hands-on work on channel and PDN architecture and modeling.
Every query opens live roles, salary samples, and market demand — tap a search to run it instantly.
Unlock powerful job search, personalized recommendations, and deep career insights from comprehensive, market-leading data and live market signals.
For job seekers
Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.
Match
Compare live roles against your current evidence.
Position
Turn proof projects into role-specific applications.
Improve
Use market feedback to keep the skill plan current.