Department: Foundational IP & Library
The Semiconductor IO Layout Engineer will develop parallel standard IO layouts such as I2C, SPI, and GPIO for differentiated sub-micron technologies, including designs involving SLIMBUS, LVDS, and USB2.0. The role covers IO and analog block layout, floor planning, EDA tools, design rules, electrical schematics, and performance and manufacturability considerations. A bachelor's or master's degree in electronics engineering or a similar field and 1–3 years of experience are required.
Every query opens live roles, salary samples, and market demand — tap a search to run it instantly.
Unlock powerful job search, personalized recommendations, and deep career insights from comprehensive, market-leading data and live market signals.
For job seekers
Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.
Match
Compare live roles against your current evidence.
Position
Turn proof projects into role-specific applications.
Improve
Use market feedback to keep the skill plan current.
Manufacturing
STMicroelectronics is a French-Italian multinational electronics and semiconductor manufacturer.