Skip to main content

Lead Engineer - Physical Design at Quest Global

Department: Semiconductors

Location
Bengaluru, Karnataka
Level
senior
Posted

Description

The role is responsible for end-to-end IC verification and signoff from RTL or netlist through GDSII, including synthesis, place-and-route, CTS, timing analysis, physical verification, formal equivalence, custom clocking, routing, ECOs, and flow tuning. It requires hands-on experience with 3nm or smaller technologies, Cadence Innovus, ICV, Primetime, Formality, Fusion Compiler, and scripting in Tcl or Perl, with familiarity with power, IR-drop, EM, and Redhawk.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation