Skip to main content

Micro-architect/Logic Designer, Coherent Interconnect at Samsung Electronics America, Inc.

Compensation · Listed in posting

$151,000 – $251,800/yr

Setup
On-site
Location
San Jose, California · Austin, Texas
Type
Full-time
Level
senior
Posted

Description

Samsung is hiring a Micro-Architect/Logic Designer to lead the development of custom coherent interconnect IP and last-level cache blocks for high-performance computing devices. The role owns RTL design, microarchitecture specification, verification, performance and power optimization, timing closure, logic debug, and implementation collaboration, while also mentoring junior engineers. Candidates need substantial experience in high-performance digital design, Verilog, ASIC design flows, and coherent interconnect or cache protocols, with education and experience requirements varying by degree. The role offers a base-pay range of $151,000 to $251,800 and includes medical, dental, vision, retirement, and other benefits.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation