Description
Intel is hiring a PERC Runset Development Engineer in Bangalore, India, to develop, validate, and maintain PERC rule decks for electrical reliability verification. The role involves integrating verification flows across Calibre PERC, Cadence Pegasus, and Synopsys tools; collaborating with device physicists, process integration engineers, and analog designers; debugging reliability violations; automating checks with Python, SKILL, Tcl, or Perl; and documenting reliability check-sets. The position requires on-site presence and offers consideration for applicants with relevant electrical, computer, electronics, or semiconductor engineering experience.
