Physical Design and Full-Chip SoC Integration Engineer at Intel

Intel Foundry is hiring an experienced Physical Design and Full-Chip SoC Integration Engineer for its Design Technology Platform organization in Hillsboro, Oregon, with additional locations in Santa Clara, California, and Austin, Texas. The role develops physical design methodologies and integrates hierarchical SoC layouts for advanced-node testchip vehicles, including floorplanning, layout verification and debugging, tape-in preparation, design-rule and constraint management, and coordination with process, yield, manufacturing, PDK, tool, and vendor teams. A master's degree in electrical engineering or a related field and at least five years of relevant experience are required. The position is hybrid and offers an annual US salary range of $141,910 to $200,340.