Skip to main content

PLL Design Engineer at Apple

Department: Hardware

Location
Austin, Texas
Level
entry
Posted

Description

Apple is seeking a Frequency Synthesizer Engineer to develop cutting-edge frequency synthesizers for Compute, SoC, SerDes, and Cellular technologies. The role involves PLL/FLL and frequency-synthesis architecture and circuit design, clocking analysis, phase-noise and jitter evaluation, system-level modeling, and RTL design and debugging. The minimum qualification is a BSEE with zero years of relevant experience, while the preferred qualifications include analog and digital synthesis expertise, clocking fundamentals, simulation and modeling skills, teamwork, productivity, scripting, and industry-standard design-tool experience.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation