Synopsys is seeking an experienced RTL Design Engineer to join their team. This role involves developing RTL specifications and architectures for High Bandwidth Interface PHY IP, defining synthesis constraints, resolving simulation issues, and collaborating with various teams. The ideal candidate will have over five years of experience in ASIC or PHY IP development, possess strong technical and communication skills, and be able to lead projects and mentor junior engineers.
Every query opens live roles, salary samples, and market demand — tap a search to run it instantly.
Unlock powerful job search, personalized recommendations, and deep career insights from comprehensive, market-leading data and live market signals.
For job seekers
Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.
Match
Compare live roles against your current evidence.
Position
Turn proof projects into role-specific applications.
Improve
Use market feedback to keep the skill plan current.
AI Infrastructure
Synopsys delivers comprehensive silicon-to-systems solutions that help innovators accelerate development, reduce risk, and drive breakthroughs.