Skip to main content

RTL Design Engineer at Synopsys

Language
Location
Ho Chi Minh City
Level
not_specified

Description

Synopsys is seeking an experienced RTL Designer to join their testchip team in Ho Chi Minh City. This role involves designing and verifying DDRPHY/LPDDRR/HBM test chips using SystemVerilog/Verilog, collaborating with analog and mixed-signal teams, automating workflows with scripting languages, and debugging complex hardware issues. The successful candidate will contribute to delivering reliable, high-speed memory IP for next-gen platforms and enhance testchip team capabilities.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation