Need a Design Engineer with very strong experience in timing constraints writing for the RTL to Physical Design (RTL2PD) stage. The role focuses on RTL2PD design engineering for ASICs, with must-have experience in RTL synthesis, constraint writing, validation, and static timing analysis. The posting indicates a long-duration engagement of 12+ months.
Every query opens live roles, salary samples, and market demand — tap a search to run it instantly.
Unlock powerful job search, personalized recommendations, and deep career insights from comprehensive, market-leading data and live market signals.
For job seekers
Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.
Match
Compare live roles against your current evidence.
Position
Turn proof projects into role-specific applications.
Improve
Use market feedback to keep the skill plan current.