Description
TSMC Design Technology Japan is recruiting engineers for semiconductor test chip design roles at the TSMC Japan Design Center, including test chip design management, 3DIC design methodology, APR (P&R) CAD engineering, and RTL/DFT/SDC/UPF verification and low-power cell insertion. The roles involve developing advanced design methodologies and environments for leading-edge nodes such as 5nm and 3nm, supporting global customers, and collaborating with a world-class design team.
