Skip to main content

Semiconductor Test Chip Design Engineer / Manager at taiwansemiP1

Language
Location
Japan
Type
Full-time
Level
not_specified
Posted

Description

TSMC Design Technology Japan is recruiting engineers for semiconductor test chip design roles at the TSMC Japan Design Center, including test chip design management, 3DIC design methodology, APR (P&R) CAD engineering, and RTL/DFT/SDC/UPF verification and low-power cell insertion. The roles involve developing advanced design methodologies and environments for leading-edge nodes such as 5nm and 3nm, supporting global customers, and collaborating with a world-class design team.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation