Skip to main content

Senior Serdes Characterization & Post-Silicon Validation Engineer at K2 Space

Department: SiliconEducation: education_required

Compensation · Listed in posting

$170,000 – $250,000/yr

Location
Seattle, Washington
Type
Full-time
Level
senior
Posted

Description

K2 is hiring a Senior SerDes Characterization & Post-Silicon Validation Engineer to bring up, characterize, and validate high-speed NRZ and PAM4 SerDes interfaces in complex SoCs, including 112G-class interfaces. The role leads post-silicon bring-up, electrical characterization, BER and stress testing, equalization validation, silicon-to-system transition, and the development of automated test and validation environments. It requires an electrical or computer engineering degree, at least five years of relevant high-speed SerDes experience, and strong knowledge of signal integrity, measurement instrumentation, and debugging across silicon, package, PCB, firmware, and system boundaries.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation