Skip to main content

SOC Design Verification Engineer – Data Center Solutions at Qualcomm International Inc., Mexico Branch Office

Department: ASICS Engineering

Compensation

$121,800 – $182,600/yr

Setup
On-site
Location
San Diego, California
Type
Full-time
Level
mid
Posted

Description

Qualcomm is hiring a Design Verification Engineer for its Data Center SoC Verification team. The role develops and executes verification plans, builds System Verilog/UVM and processor-based verification environments, creates random test scenarios, develops coverage models, debugs RTL and integration issues, and drives coverage closure for complex data-center SoCs including CPUs, cache coherency, memory, interconnects, AI/ML accelerators, and security features. Candidates need a bachelor's, master's, or PhD in a relevant field and at least one year of ASIC design, verification, validation, integration, or related experience, with a minimum of two years for senior positions. The listed pay range is $121,800 to $182,600.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation