Skip to main content

Sr. ASIC DFT Engineer (Silicon) at SpaceX

Department: Silicon EngineeringEducation: education_required

Compensation

$135,000 – $185,000/yr

Location
Palo Alto, California
Type
Full-time
Level
senior
Posted

Description

SpaceX is hiring a Senior ASIC DFT Engineer to develop and validate ASICs for Starlink’s space and ground infrastructure. The role focuses on DFT architecture, scan insertion, BIST, ATPG, gate-level simulation, post-silicon bringup, ATE debugging, and test automation using Siemens Tessent tools and languages such as Perl, Python, Tcl, or C++. Candidates need a bachelor’s degree in electrical engineering, computer engineering, or physics and at least five years of semiconductor DFT, post-silicon validation, or production testing experience. The position offers a base salary of $175,000 to $280,000 per year and medical, vision, and dental coverage.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation