Skip to main content

Sr. FPGA Engineer at SAP

Language
Location
Huangpu, Shanghai
Level
senior
Posted

Summary from listing

Celestica is hiring an FPGA/CPLD Engineer to design, implement, validate, and optimize FPGA/CPLD-based solutions for data center server, storage, and switching platforms. The role covers system architecture, RTL development, simulation, back-end design flow, hardware validation, debugging, and cross-functional collaboration, with responsibilities including mentoring junior engineers and managing project schedules. Candidates need a bachelor's or master's degree in a relevant engineering field and 10+ years of FPGA/CPLD experience with a BSEE, or 5+ years with an MSEE, along with expertise in Verilog/SystemVerilog, FPGA/CPLD tools, high-speed and low-speed interfaces, verification, hardware debugging, and related software or scripting skills.

For job seekers

Ready to find a role that actually fits?

Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.

Match

Compare live roles against your current evidence.

Position

Turn proof projects into role-specific applications.

Improve

Use market feedback to keep the skill plan current.

Return to navigation