NXP is looking for an experienced STA Methodology Engineer to join their CTO-DE-FDIP-Logic Libraries team in Bengaluru. The successful candidate will be responsible for benchmarking logic libraries across various technology nodes using synthesis and PNR-based flows, collaborating with Timing Methodology and Signoff teams to ensure robust and efficient STA methodologies.
Every query opens live roles, salary samples, and market demand — tap a search to run it instantly.
Unlock powerful job search, personalized recommendations, and deep career insights from comprehensive, market-leading data and live market signals.
For job seekers
Upload your résumé, start a Job Search Thread, and let Metaintro rank real openings against your experience — then guide you from search to offer.
Match
Compare live roles against your current evidence.
Position
Turn proof projects into role-specific applications.
Improve
Use market feedback to keep the skill plan current.