Description
Astera Labs is expanding its operations by establishing a strategic R&D center in Israel. They are looking for a Staff/Principal Design Verification Engineer to join their team. This role involves contributing to the design and development of ASIC verification environments, executing detailed verification plans, implementing functional coverage models, and collaborating with design engineers to debug complex hardware bugs. The successful candidate will focus on ensuring the flawless performance of next-generation AI silicon.
