Description
Infineon is seeking a student, intern, or trainee to develop expandable RTL in Verilog or VHDL, create simulation-ready test structures, run SPICE analyses, automate SPICE simulation flows, document workflows, and write supporting Python or Tcl scripts. The role requires electrical engineering study, digital and CMOS design fundamentals, SPICE and scripting experience, and good English communication skills.
